Abstract -The future power grid will involve increasing numbers of power converters while growing the complexity of the power systems. The future of the power converters is driven by developments in the wide-bandgap semiconductor devices. In this paper, a 50-kW string photovoltaic (PV) inverter designed and developed using all silicon carbide (SiC) semiconductor devices is presented. The inverter design includes an additively manufactured power block, symmetrical Y-core inductors for the ac-side filter, and advanced inverter controls for grid support functionality. This inverter uses the conventional three-phase voltage source inverter topology and optimizes the design for SiC-based devices. The paper includes details on power module design, heatsink optimization, symmetrical Y-core filter inductor design, inverter thermal design, and further experimental validation of the inverter performance. In addition to presenting the quantification of inverter efficiency and quality of the output, the paper presents the validation of advanced grid-support functions required by the IEEE 1547 standards for the interconnection of distributed energy resources.
INTRODUCTION
The successful integration of hundreds of gigawatts of solar photovoltaics (PV) into the electric power system requires transformative power conversion system designs that optimize various trade-offs in conflicting objectives such as performance, reliability, functionality, and cost. The future of power converters (including PV) will be driven by advancements in wide-bandgap semiconductor devices [1] . These devices can provide very high switching speeds, reduced switching losses, and can reduce the size of the associated filter [2] . In the current market these devices are more expensive than silicon (Si) devices with similar ratings, but recent studies have shown that the economic parameter (cost/power) for wide-bandgap devices will approach that of Si devices in the next decade because cost reductions are accelerating [3] . The use of silicon carbide (SiC) provides advantages of high switching speeds, increased power density, high temperature operation, and reduced system losses. Even though SiC-devicebased PV inverters are being designed and many technical challenges associated with them are being solved, a commercial-scale single-stage, two-level PV inverter operating at high dc-bus voltage with all grid-support functionalities has not yet been developed [4] . Furthermore, most SiC-based PV inverters demonstrated are developed using commercial power modules [4] - [6] . These power modules are not optimized to achieve the efficiency and power density target metrics defined by the U.S. Department of Energy Solar Energy Technologies Program [7] . The high switching speed realized by the SiC devices enables a reduction in the size of the ac-filter. Most SiC-based inverters developed use traditional inductors based on an E-I core or U-I core, which results in an asymmetrical flux distribution for the three phases [8] , [9] . Furthermore, a PV inverter with advanced controller that enables grid-support functions as required by the IEEE 1547 standards for the interconnection of distributed energy resources (DERs), has not yet been developed and presented.
In this paper, a three-phase, 50-kW, 480-V SiC-based single-stage, two-level PV inverter is presented and validated. This paper elaborates on different parts of the inverter that have been optimized to exploit the advantages offered by SiC devices and then presents the results showing optimal performance of the developed inverter. Section II presents the development and evaluation of different parts of the inverter. This includes the development of the power modules and heatsink, the symmetrical Y-core filter inductors, the controller and the control algorithms, and the inverter thermal design. The validation of the developed inverter is presented in Section III through experimental results, quantifying the efficiency, output quality, and controller performance. The conclusions and main developments are summarized in Section IV.
II. DEVELEOPED INVERTER
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inverter functions for grid-support functionality. The electrical schematic of the setup and the inside view of the developed inverter prototype are shown in Figs. 1 and 2 , respectively. In the next subsection, the development and evaluation of the power modules is presented.
A. 1.7-kV 50-kW PV Inverter Power Block
Half-bridge power semiconductor modules are fabricated for the PV inverter using 1700 V bare die samples of SiC MOSFETs and SiC Schottky diodes. The current ratings of single SiC MOSFET and SiC Schottky diode bare die are around 34 A and 50 A, respectively. Multiple devices are paralleled to achieve the required current rating. The main objective of the module design is to increase the overall heat dissipation area by splitting the phase leg module into two submodules -i.e., a high-side switch module and a low-side switch module -which are attached to two separate heatsinks. Each submodule consists of a direct bonded copper (DBC) substrate attached to the flow channel via thermal interface material. The aluminum flow channel is electrically insulated from the positive and negative dc-bus by the aluminum nitride substrate. The high-voltage dc-bus interconnects the power module from the left side of the airflow channel, and the gate driver and control interface on the right side. A decoupling circuit board, adjacent to the dc bus, is designed to minimize the power loop parasitic inductances and improve switching performance.
In addition, the heatsinks were optimized using genetic algorithm, a machine learning algorithm that imitates the natural evolution process proposed in the Darwinian evolutionary theory. While using genetic algorithms coded in MATLAB, to generate design chromosomes of heatsink, finite element analysis (FEA) simulations are used to evaluate the fitness value of each. Following the optimization method, a heatsink model was generated, and the detailed design and analysis of the heatsink has been previously presented in [10] , [11] .
The fabricated power module is shown in Fig. 3 , where only the low-side switch of the phase leg module is shown. The high-side switch has the same structure, which is reversely stacked on top of the low-side switch. The singlephase assembly with the fan is shown in Fig. 4 . The volume of this single-phase power block is ~20 in 3 , and the total combined volume of the power stage for the three-phase inverter is ~60 in 3 . The development of the full power block and its evaluation are presented next.
The power block of the three-phase inverter mainly includes three air-cooled half-bridge power modules, fans, dclink capacitors, dc bus bars, and gate drivers. The actual hardware prototype of the three-phase inverter is shown in for a 50-kW operation is 75 W/in 3 .
The developed power block was evaluated as an individual part before full system validation. Fig. 6 illustrates the threephase ac current when the three-phase power block operates at 1-kV dc-bus voltage and approximately 48-kW output power when supplying a stand-alone resistive load. The inverter ac output current is close to pure sinusoidal wave, with some switching ripples and minor distortion at the zero-crossing point. The switching ripple can be better suppressed with higher filtering inductance and/or higher order harmonic filters in the future grid tied operation. Based on the power analyzer measurement results, the inverter output ac current (Irms2) is around 60 A rms with a total harmonic distortion (THD) of about 2.5%. The inverter line-to-line fundamental RMS voltage is around 460 V (Urms4); however, the overall inverter line-to-line rms voltage (Urms2) is much higher than the fundamental value because of the high switching ripple and its side-band harmonics. The inverter input and output active power are 48.15 kW and 47. 28 kW, respectively, resulting in an efficiency of about 98.2%.
The design, development, and evaluation of the inverterside and grid-side inductors of the LCL filter in the inverter is presented in the next subsection.
B. AC Filter
As shown in Fig. 1 , an LCL filter is placed between the inverter and utility. Using [12] - [14] , the desired values of the inverter-side inductance, capacitance, and line-side inductance were determined to be 188 μH, 14 μF, and 35 μH, respectively.
A three-phase symmetrical Y-core inductor topology was used [15] . This arrangement is not subject to the inherent magnetic imbalance of three-phase E-core inductors. Further, this coupled topology is smaller than using independent phase inductors. The Y-core inductor is compared to other topologies in [16] . The windings are wound around winding cores; the flux is combined centrally through top and bottom connecting cores. Air gaps are placed between the winding and connecting cores. In this effort, a laminated magnetic steel core with high Si content is used. A photograph of the two Y-core inductors is given in Fig 8. The first step in the inductor design was to execute a time-domain simulation of the sysytem based on the highest input voltage and full-load conditions. This simulation is used to establish the current spectrum seen in the three phases.
The inductor design was performed using a poly-physics multi-objective optimization in which encapsulating volume and loss are minimized subject to constraints. Constraints include bending radius, packing factor, aspect ratio, mass, current density, inductance, inductance symmetry, peak winding temperature, peak bobbin temperature, and loss. The particular design was chosen from the resulting Pareto-optimal front. A paper fully describing the inductor design process is forthcoming.
The q-and d-axis inductances were tested using the procedure described in [16] . Figs. 9 and 10 depict the absolute inductance (flux linkage divided by current) versus current for the two inductors. Therein, the 'target' inductance describes the desired value, and 'DM' denotes prediction by the Design Model [16] . The legends 'DM*0.9' and 'DM*1.1' indicate a deviation of 10% from the design model. There is an excellent agreement between the DM and measured inductance for the inverter-side inductor. In the case of the line-side inductor, the measured inductance is greater than predicted. A possible explanation is that in the physically smaller line-side inductor, variances in air gap and leakage paths have a relatively larger impact than in the larger inductor.
C. Controller and Control Algorithm
National Instrument's single-board RIO (SBRIO) with General Purpose Inverter Controller (GPIC) mezzanine card were selected as the primary controller for the inverter prototype. The SBRIO is composed of a Xilinx Zynq-7000, 667 MHz dual-core ARM Cortex-A9 processor, an Artix-7 field programmable gate array (FPGA), and a mezzanine card connector that is used to connect with GPIC. Furthermore, interface boards were developed to tap the FPGA output directly, in order to implement high switching frequencies enabled by the SiC devices. Based on the transient-domain inverter model and the current-control, advanced inverter control functions including volt-VAr (VVAR), volt-watt (VWATT), and frequency-watt (FWATT) are developed and implemented. The developed control algorithms were validated using a controller hardware-in-the-loop testbed, developed in this project that can be used to trouble-shoot and validate control algorithms without the risk of damaging the hardware [17] . The complete controller assembly is shown in Fig. 11 . The developed control algorithms are evaluated, and the validation results are presented in Section III.
D. Inverter Assembly and Thermal Design
Components in the inverter system feature different thermal specifications, and the entire system is also defined with environmental and mechanical specifications. Therefore, the system thermal design is key to the packaging and thermal management of the inverter system. The goal is to satisfy the component thermal limitations while pushing the volumetric power density. The layout of the major components inside the inverter is shown in Fig. 12 . The only cooling method for thermal management is air cooling, and the incoming air temperature is chosen to be 40ºC.
During the design of the power block, three fans were used to remove the excessive heat from the inverter. The fans were attached to the power modules through a specially-designed air duct to maximize the air volume passing through the power modules. With a large air outlet on the top side of the enclosure, the fans pull the hot air through the heatsinks, which is then expelled into the ambient environment. The reason why the power block is installed close to the air exit is because among all the components, the power block generates the largest amount of heat, and being close to the end of the air cooling path avoids heating other components and mitigates the need for additional cooling.
The cooling air enters the enclosure through several vents on the enclosure. The determination of the effective cooling air inlets and passages to dissipate thermal energy from these components is another important issue associated with the thermal design. The determination of the size and position of the air vents helps fulfill the temperature restrictions and thermal targets for the components. A preliminary simulation shows that to limit the power block's temperature rise to less than 40°C, more than 100 in 2 of venting area is required for the ambient air to enter the enclosure. Another factor associated with the cooling performance is the volumetric flow rate of the fan. To determine the flow rate, heat sink pressure drop and fan performance must be known. In this analysis, the measured pressure drop versus flow rate for the fan was graphed with the heat exchanger pressure drop to retrieve the flow rate, as shown in Fig. 14 . The working volumetric flow rate is determined to be 36 cubic feet per minute (CFM) for a single phase-leg and fan (1/3 of power block).
Based on the inverter component layout, thermal specifications, and the airflow rate, thermal analyses were conducted to obtain the system-level temperature distribution inside the inverter. Two types of thermal analyses were applied to the system. The first is a qualitative estimation based on the conservation of energy and constant mass flow rate. This method assumes that all the generated thermal energy is dissipated into the cooling air and there is no heat loss via other media. Meanwhile, the mass flow rate through each power module is equal and constant. It provides us an approximated temperature profile inside the inverter. Another more comprehensive method of thermal analysis is computational fluid dynamics (CFD) simulation. One advantage of CFD simulation is that it presents the details of the airflow, temperature field, and pressure drop. Even though the two thermal analysis methods seem obviously distinct, they provided very close results under appropriate assumptions and can validate each other.
The first method used the flow rate of 36 CFM to estimate the increase of air temperature after passing through the power block, and it was calculated to be 15°C. The second method simulated the entire inverter system; the updated temperature distribution within the inverter cabinet is presented in Fig. 14. This graph shows the relative impact of the inductor heat and power block heat based on the air temperature. Because of the high volumetric flow of air, the inductors cause a relatively small increase in the air temperature before the air enters the power block. The power block still generates the most heat and highest temperature rise. Dedicated fans are required to effectively conduct the hot air away from the power block. The temperature rise of the cooling air after passing through the power block is 17°C. The higher temperature results from the slightly reduced airflow caused by the higher system pressure drop. Here, the simulation is system-level, and simplifications are made when developing the power block and inductor models.
The validation of the inverter and control algorithms along with quantification of the inverter output quality and efficiency is presented in the next section.
III. PROTOTYPE INVERTER VALIDATION
In this section, first the inverter operation in voltage control mode and current mode is presented. The quality of the inverter output waveforms is quantified along with efficiency. Furthermore, the inverter operation during various grid events is presented to demonstrate the grid-support functions. The electrical schematic of the experimental setup for all the grid-connected tests is shown in Fig. 1 . The output from the inverter is connected to the grid through a Δ-Y transformer. This transformer is used to limit the commonmode current, because a common-mode choke was not included in the experimental setup. The grid was formed using Ametek's RS90 grid simulator. The inverter switching frequency for these tests is 20 kHz, and the dc-bus voltage is maintained at about 900 V.
The inverter output waveforms when operating in openloop, voltage-control mode connected to a resistive load is shown in Fig. 15 . The THD of the load currents for 40 kW and 50 kW power being supplied by the inverter is measured to be about 2.35% and 2.14%, respectively. Similarly, inverter output waveforms when operating in closed-loop, currentcontrol mode connected to a grid simulator are shown in Fig.  16 . The THD of the current injected into the grid is measured to be 3.62% and 3.94%. The inverter efficiency as measured at different loads with the dc-bus voltage of 900 V is shown in Fig. 17 . The peak efficiency of the inverter is computed to be 98.2 ± 0.053% whereas the California Energy Commission efficiency is computed to be about 97.72 ± 0.05%. It should be noted that the efficiency calculation includes losses in the controller and the thermal management system (fans). The measured efficiency is higher than conventional Si-based PV inverters.
The next set of tests were done to verify the developed advanced inverter controls and to validate inverter performance during different grid events. The VVAR controls allows the inverter to help maintain the grid voltage by injecting or absorbing reactive power during any voltage event. Fig 18 shows In addition to regulation functions, voltage and frequency ride-through are implemented in the controller. Fig. 22 provides the experimental result from a sample voltage ridethrough testing. In this verification, the overvoltage 1 (OVR1) setting was tested. This OVR1 setting gets activated when the grid voltage is more than 110% but less than 120% of the nominal voltage. For that operating region, the inverter is required to ride-through until 0.92 seconds [18] . that, the trip signal shown in Fig. 22 is the actual 24 V signal being sent to the three-phase AC contactor by the controller. The second OVR1 event occurs at about 1.3 seconds, and when the ride-though limit is reached at about 2.22 seconds, the controller sends 0 V to the contactor coil to trip it.
IV. CONCLUSION
In this paper a three-phase, two-level, 480 V, 50-kW PV inverter designed with SiC power devices has been presented and validated. The different parts of the inverter have been presented to demonstrate the optimization in each to achieve full advantage of the high-voltage, high switching speed of the SiC devices. The inverter functionality has been tested and its performance has been quantified in terms of output waveform THDs and inverter efficiency at different loads and in both voltage and current-control modes of operation. The acceptable inverter performance has also been demonstrated while the inverter is performing grid-support functions. The development of such an inverter and its validation will encourage PV inverter manufacturers to adopt wide-bandgap devices in their products, resulting in higher efficiency and low-cost inverters. This will further facilitate the proliferation of PV into the electric power systems.
